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Abstract Full use of the parallel computation capabilities
of present and expected CPUs and GPUs requires use of
vector extensions. Yet many actors in data flow systems
for digital signal processing have internal state (or, equiv-
alently, an edge that loops from the actor back to itself)
that impose serial dependencies between actor invocations
that make vectorizing across actor invocations impossi-
ble. Ideally, issues of inter-thread coordination required
by serial data dependencies should be handled by code
written by parallel programming experts that is separate
from code specifying signal processing operations. The
purpose of this paper is to present one approach for so
doing in the case of actors that maintain state. We pro-
pose a methodology for using the parallel scan (also known
as prefix sum) pattern to create algorithms for multiple
simultaneous invocations of such an actor that results in
vectorizable code. Two examples of applying this method-
ology are given: (1) infinite impulse response filters and
(2) finite state machines. The correctness and performance
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1 Introduction
Nearly a decade ago, microprocessor clock rates stopped
increasing and the number of cores started increasing.
Thought leaders in computer architecture projected that due
to power scaling issues, the number of cores per micro-
processor would increase exponentially. Microprocessors
would consist of a large number of homogeneous pro-
cessors, synchronizing and communicating through shared
memory. The number of processors would double approx-
imately every two years. Between 16 and 32 cores per
microprocessor should have been common in 2015. A key
question was how all of this parallelism would be used
and effectively and efficiently programmed [2]. In the field
of signal processing, many authors developed highly paral-
lelizable methods, e.g. [3, 12, 31].
That projected future would have been an ideal one for
application of data flow. Early workers in data flow wrote
that a reason for using data flow was to expose and effi-
ciently use parallelism in a platform that was relatively easy
to program for general numeric computing [8] and also for
signal processing [27]. Synchronous data flow (SDF) was
in part conceived to address the problem of correctly and
efficiently scheduling large-grain signal processing com-
putations on homogeneous multiprocessors. Finer-grained
data flows could be used within actors if it were desired to
reveal parallelism at lower levels of data abstraction [18].
A few microprocessors intended for use in supercom-
puting and the highest performance applications of signal
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processing are available with over 50 cores. They cost thou-
sands of dollars and consume hundreds of watts. On the
other hand, nearly all currently available processors with
performance, cost, and power specifications suitable for
most signal processing and embedded uses have at most
four cores. At that low amount of parallelism, the prob-
lem of identifying sufficient parallelism failed to appear in
most applications. In particular, SDF and its derivatives are
often sufficient to identify and effectively use that level of
coarse-grained task parallelism.
However, few 16+ core processors are available and
they are not suitable for embedded applications. What
happened? Moore’s Law continued to double the num-
ber of transistors available to microprocessor designers.
Each computation with that increased number of transis-
tors continued to consume exponentially less power, so
that total power consumption remained acceptable [15].
However, those transistors were not used solely, or even
primarily, to increase the number of cores. Instead, from
the programmer’s point of view, many of them were spent
on providing increased data rather than increased task
parallelism.
This data parallelism has come in two forms.One form
is the use of a graphics processor unit (GPU) for compute
purposes [13]. The other form of data parallelism is the
increase in the bit width of vectors of integer or floating
point numbers that can be operated on by a single instruc-
tion in a single instruction multiple data (SIMD) fashion.
For example, Intel and AMD have added the Advanced Vec-
tor Extensions (AVX) [1, 29] capability to their processors.
Some ARM designs include NEON, a similar vector SIMD
instruction set extension. Use of such vector extensions
has been found to increased speed of numerically-intensive
tasks reasonably similar to signal processing while reducing
power consumption per computation [22]. Multicore CPUs
with such vector extensions have been found (by workers
examining numerical simulation workloads not too dissim-
ilar from DSP workloads) to achieve approximately one
third of the price-performance (i.e., gigaflops per dollar) and
power-performance (i.e., gigaflops per watt) of a GPU exter-
nal to the CPU [35], without the real estate requirements
of an external GPU. Both GPUs and vector extensions pro-
vide fine grained parallelism in the form of the ability to
fetch or store multiple data items from or to evenly strided
memory locations and perform several instances of the same
mathematical operation on different data with one machine
instruction.
There are three options for programming vector exten-
sions. One is assembly language, which is so time-
consuming that it is rarely practical. The second is to code
in standard imperative languages (e.g. C, C++) and com-
pile using vectorizing compilers. Such compilers attempt to
locate parallelism in inner loops that has no or few enough
and the right sort of data dependencies between loop itera-
tions that vector instructions can be generated that compute
the results of several adjacent loop iterations at once. If
such an attempt is successful, we say that the loop has been
vectorized. However, different compilers and different ver-
sions of the same compiler differ wildly in their ability
successfully to vectorize the same loop [21].
The third option is to write the most compute-intensive
loops in a kernel language such as OpenCL [23] or
CUDA [24]. In such languages, parallelism is made explicit
by separating the specification of computations that may
proceed in parallel (called “work items” in OpenCL), from
the specification of both the size and location of the data
on which to compute. A compiler for a kernel language can
produce code that uses vector extensions to execute several
work items in parallel. Kernel languages have therefore been
found to take better advantage both of vector extensions and
opportunities for multithreading than do vectorizing com-
pilers [19]. Furthermore, the only way to program GPUs is
using either OpenCL or CUDA.
Now let’s consider using the parallelism made usable by
implementing data flow actors in a kernel language. Sup-
pose an actor maintains no internal state, that is, never
writes to any variables that may be read during a later fir-
ing of the actor. Then a kernel language implementation
that effectively obtains parallelism is straightforward. First,
a schedule is chosen where the actor is to be fired some
number N times in a row. That portion of the schedule is
then implemented by invoking a kernel implementing the
actor functionality where the work items process the N data
items, with no synchronization or passing of data required
between them.
This straightforward strategy breaks down when the
actor has an edge that is a self-loop, that is, an edge that
begins and ends at that edge. Suppose that data placed
on the edge are specified to arrive at the next execu-
tion of the actor. Then this self-loop is equivalent to
the actor having one or more internal variables, that is,
internal state, maintained within the actor. Indeed, some
dataflow formalisms provide the appearance of having inter-
nal state as a convenience for programmers while imple-
menting it as a self-loop. Even though many data flow
formalisms do not permit internal state, below we write
about actors with internal state with the understanding that
they can be specified in those formalisms with the aid of
self-loops.
Having internal state means that past values of the actor’s
inputs may influence all future outputs. Two simple exam-
ples of this (which will be referred to repeatedly below) are
an actor that represents an infinite impulse response (IIR)
filter and an actor that implements a finite state machine
(FSM). In the case of an IIR filter, the state is some fixed
number of previous filter output values. In the case of an
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FSM, it is the current state. One may not simply invoke a
kernel implementing the actor on N data items because the
operation of the actor operating on the ith data item depends
on the state after the completion of the actor’s computation
on the (i − 1)st data item.
Kernel languages include coordination mechanisms such
as barriers and fences to permit information to be passed
between work items via shared memory. However, correctly
programming using such mechanisms is time consuming
and error prone. The clarity of code is also reduced because
the desired signal processing functionality is mixed in
with these synchronization considerations. Ideally, issues of
inter-workgroup coordination required by serial data depen-
dencies should be handled by code written by parallel
programming experts that is separate from code specifying
signal processing operations. The purpose of this paper is to
present one approach for so doing in the case of actors that
maintain state.
We do not consider the problem of arriving at a schedule
that permits the large number of consecutive actor firings
that allow such vectorized code to run effectively. Such
scheduling is considered in [28].
2 Proposed Methodology
The approach proposed here is based on identifying the
transformation that an actor performs on its state variables
as a function of each input. If any two such transforma-
tions can be composed with reasonable efficiency, then
there is a parallel method for composing a large number of
transformations with little additional overhead.
To formalize this notion, let x1, x2, . . . be the scalar- or
vector-valued inputs to the actor at the first, second, and
so on invocation of the actor. Let s0 be the initial values
of the variables local to the actor that represent its inter-
nal state. Let si represent the values of those variables after
the actor reads and processes inputs xi . Without loss of
generality, the outputs of the actor are either (1) a sub-
set of the state variables or (2) may be computed from
the state variables simply and quickly. The mapping per-
formed by the actor can then be written as a function f
where si = f (si−1; xi ) Or, once input xi is available, we
can write si = fi(si−1) where fi(s) = f (s, xi ). Now sup-
pose that the actor is scheduled to run N times successively
and the first invocation of this block of N is the kth one
during the program execution. Then the successive values
of the state variables are fk(sk−1), then (fk+1 ◦ fk)(sk−1),
then (fk+2 ◦ fk+1 ◦ fk)(sk−1), and so on, where ◦ repre-
sents functional composition. The final value of the state
variables is (fk+N−1 ◦ . . . ◦ fk)(sk−1). Because the actor
outputs are among the state variables, all of these functional
compositions must be computed.
However, since functional composition is an associa-
tive operation, the parallel prefix [17], also called parallel
scan [7], pattern can be applied to yield a parallel algorithm
for computing all of the required functional compositions
at once. Given objects a0, a1, . . . , an−1 from a set C and
an associative binary operation ⊕ on C, scan computes
scan(⊕, a0, . . . , an−1) = (a0, a0 ⊕ a1, a0 ⊕ a1 ⊕ a2, . . .,
a0⊕ . . .⊕an−1). (Some implementations also require a neu-
tral element object of the same type as the ai’s, such that
e ⊕ a = a for all a ∈ C.)
A scan can be performed by a parallel recursion. In
this method, the input is divided into two portions. The
scan of the first portion is the corresponding portion of the
whole output. The scan of the second portion is “almost”
the second portion of the result: it is wrong in that the
scan of the second portion starts adding from the first ele-
ment of the second portion, but the correct scan of the
second portion needs to have the sum of the elements
in the first portion added in also. That is, to compute
scan(⊕, x0, . . . , xn−1), perform the following (for simplic-
ity of presentation, assume n is a power of 2):
1. (Base case) If n = 1 return the single-element array
(x0). If n = 2, return the two-element array (x0, x0 ⊕
x1). Otherwise, continue with the following steps.
2. (Parallel recursion) Compute in parallel
T = scan(⊕, x0, . . . , xn/2−1) and U =
scan(⊕, xn/2, . . . , xn−1).
3. (Correct starting value of second segment) In parallel,
add the final value of T to each element of U, that is,
set Ui to Tn/2−1 ⊕Ui for i ∈ {n/2, n/2+1, . . . , n−1}.
4. (Output) Concatenate the two arrays, T and the modi-
fied U , to produce the result S.
Implementation details of the scan algorithm are beyond the
scope of this article: they may be found in [7, 17, 30]. The
properties of scan that are important for the present purposes
are:
– When there are sufficient processors or parallel lanes in
vector mode instructions, the parallel execution of the
scan requires O(lg n) time using O(n) calls to the ⊕
function.
– There are a number of implementations of scan avail-
able in kernel languages [6, 9, 14, 30]. These imple-
mentations encapsulate the barriers, fences, and mul-
tiple kernel invocations required in a correct and effi-
cient implementation of scan and provide an interface
through which the using programmer provides the ⊕
function. Generally the ⊕ function is relatively straight-
forward to write because it must not have dependencies
on variables other than its arguments and so can not use
barriers, fences, or other inter-thread synchronization or
communication.
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The basic idea of the remainder of this paper is to use
the functional composition operator ◦ as ⊕ and apply scan
to compute the chains of functional compositions fk+1 ◦fk ,
fk+2 ◦ fk+1 ◦ fk and so on. This results in the following
methodology for producing algorithms suitable for imple-
menting actors for processors with vector features using
kernel languages.
1. Identify a representation for the state space s.
2. Identify a representation for the state transformations
fi , including how to create fi given actor input xi . The
representation must also be suitable for representing all
possible compositions of the state transformations.
3. Create an efficient algorithm for composing the state
transformations.
The reason that this is a methodology and not an algo-
rithm is that some creativity is often required in order to
arrive at a suitable representation and composition algo-
rithm. Also there is no guarantee that a parallel algorithm
with net speedup will result.
It has been previously noted that parallel scan can be
used automatically to find instruction-level parallelism in
serial code. For example, Vishkin [32] proposed an instruc-
tion decoding scheme for serial processors where striding
indexing operations would be replaced with instructions
indicating pieces of single parallel scan to be performed.
The resulting instruction stream would have dependencies
between iterations of the same loop broken. This would
increase the amount of available instruction level paral-
lelism and thereby increase the usage of parallel functional
units within a serial processor.
One way to view this methodology is as a software ana-
logue of the look-ahead and relaxed look-ahead methods
used to increase pipeline parallelism in some VLSI DSP
implementations [26]. Another way to view this method-
ology is as engineering a semigroup (that is, a set and
associated closed and associative binary operation) such
that repeated use of the operation results in the desired
computation.
Now we present two examples of applying this method-
ology, namely scan-based parallel actors for IIR filters and
finite state machines.
3 Example 1: IIR Filters
Consider an IIR filter whose ith output given inputs
x[1], x[2], . . . , x[i] is
y[i] = c1y[i − 1] + · · · + cQy[i − Q] (1)
+cQ+1x[i] + cQ+2x[i − 1] + · · · + cQ+P x[i−P ]
The state required to compute the succeeding output y[i]
contains the previous Q outputs and P − 1 previous inputs,
or as a vector, si−1 = (y[i−1], y[i−2], . . . , y[i−Q], x[i−
1], x[i − 2], . . . , x[i − P ], 1)T . (The reason for the con-
stant, final element 1 is so that an affine operation can
be represented in a matrix.) The transformation fi can be
















The rth row of M(xi) tells how to compute the value of
the rth state variable after the ith firing of the IIR filter
actor. It can be verified by substitution that this matrix does
map the state vector at step i − 1 to that at step i, i.e.,
si = M(xi)si−1. This matrix representation of an IIR fil-
ter is closely related to those used in CAD software that
automatically produces an array of second order sections for
VLSI implementation of an IIR filter from the filter coef-
ficients and other circuit parameters such as the numeric
word size [33]. Since the composition of the transforma-
tions represented by two matrices is their matrix product,
composition of the transformations f is performed by mul-
tiplication of the matrix representations M. That is, for any
m > 0, fk+m ◦ . . . ◦ fk = M(xk+m)M(xk+m−1) · · ·M(xk).
This yields the following algorithm for an IIR filter actor.
At application start time, the state vector s of the actor
is initialized. Suppose that the actor is invoked N succes-
sive times on input data xk, . . . xk+N−1. Then N outputs
yk, . . . yk+N−1 and the updated value of s are computed
thus:
1. Compute M(xk), . . . ,M(kk+N−1) in parallel. (There
are no data dependencies among these computations.)
2. Apply the scan operation to the matrices, where the
binary operator is matrix multiplication. Call the results
Rk = M(xk), Rk+1 = M(xk+1)M(xk), . . . , Rk+N−1 =
M(xk+N−1) · · ·M(xk).
3. For i = k, . . . , k + N − 1, let output yi be the first
element of Ris.
4. Update s to be Rk+N−1s.
Note that although the matrices M are sparse, in general
the matrices R will have full upper triangles. Vector exten-
sions are generally designed so that the dot products in the
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inner loops of matrix multiplications will vectorize, so this
method should vectorize on such processors.
4 Example 2: Finite State Machines
Let M = (, S, T , s0, A) be an FSM with alphabet , state
set S, transitions T :  × S → S, initial state s0 ∈ S, and
accepting states A ⊆ S. Let’s assume again that an actor
implementing this FSM is scheduled to run N times consec-
utively with inputs xi ∈ , for i ∈ k, . . . k + N − 1 yielding
corresponding boolean outputs yi which are true if and only
if M is in an accepting state after reading xi . We will show
two parallel scan-based algorithms for computing the out-
puts of the actor. The first one will be given by exhibiting
a state vector s and matrices M(xi) so that the algorithm
presented in the previous section can be re-used. The sec-
ond one does some pre-computation given M so that table
look-ups substitute for the matrix multiplications.
Without loss of generality, identify the |S| states with
the integers 1, . . . , |S|, with 1 being the initial state and the
accepting states being the highest-numbered |A| states. In
the vector-matrix algorithm, s is a column vector of length
|S| containing a one at the index corresponding to the cur-
rent state of M and all other values zero. The initial value
of s is s0 = (1, 0, . . . , 0)T . Let M(xi) contain a 1 at index
(r, c) if T (xi, c) = r and zero otherwise. Then as required
for a representation of the transition function, if the machine
is in state c before reading symbol xi , that is, si−1 has its one
at index c, then si = M(xi)si−1 is in state r , i.e., has its 1 at
index r . Matrix multiplication is again the representation of
composition of the transition functions, and the algorithm of
the previous section can be applied, changing only the step
where the outputs are computed:
1. Compute M(xk), . . . ,M(kk+N−1) in parallel.
2. Apply the scan operation to the matrices, where the
binary operator is matrix multiplication. Call the results
Rk = M(xk),Rk+1 = M(xk+1))M(xk), . . .,Rk+N−1 =
M(xk+N−1) · · ·M(xk).
3. For i = k, . . . , k + N − 1, let output yi be true if and
only if Ris has its 1 at one of the |A| highest indices.
4. Update s to be Rk+N−1s.
In contrast to the case of IIR filters, with FSMs the matri-
ces R are sparse: like the M’s, they will have only one
nonzero per row, and that element’s value must be a 1. All
vectors s likewise contain all zeros except for one element
with value 1. So, the matrices M and R could be stored as
a vectors of length |S| containing the index of the 1 in each
row and the vectors s could be stored as the index of the
element with value one. Matrix-matrix multiplication then
would take O(|S|) time and matrix-vector multiplication
O(1) time.
Further speed improvement is possible by doing some
computation once the FSM is known but before the first
invocation of the actor. As the matrices M and R con-
tain only 1’s and 0’s, there can be only a finite number
of them. So all the possible products M(xi) · · ·M(xj ) of
matrices M(x) for x ∈  can be carried out in advance
and a table built of the results. Each of these matrices can
be identified with an integer, so functional composition is
no longer matrix multiplication but a look up of an entry
in a 2D integer array. Functional composition now takes
O(1) time. For details of this representation, of the result-
ing greedy algorithm for constructing the look up table, and
a study of look up table size as a function of FSM size for
one particular signal processing application see [4]. Previ-
ous table-driven methods yielding unbounded concurrency
in FSM execution are described in [20].
4.1 Previous Work Relating Finite Semigroups
and FSMs
Those knowledgeable in abstract algebra will recognize that
the lookup table described above is isomorphic to the tran-
sition semigroup of the FSM [11]. In other words, what we
have shown is that the operation of an FSM can be com-
puted with a cumulative sum with its operation provided by
a finite semigroup that can be found constructively from the
FSM.
The inverse is also true. An FSM M ′ that computes the
cumulative sum of the finite semigroup with elements S and
operation ⊕ is constructed as follows. The states and input
alphabet of M ′ are both S. When symbol s ∈ S is input,
a transition is made from state t to state u where u = t ⊕
s. At any stage of reading its input, the state of M ′ is the
cumulative sum under the semigroup operation of the prior
inputs.
Knowledge of this correspondence between FSMs and
finite semigroups is not new. In the early 1960’s, this
correspondence was used to develop Krohn-Rhodes the-
ory, including the proof that all finite state machines can
be implemented (under a suitable formal notion of what
“implemented” means) as a combination of circuits com-
prising counters and combinatorial circuits. The key theo-
rem shows that the semigroup corresponding to the FSM can
be decomposed into a suitably defined product of groups
(the counters) operated on by functions corresponding to the
combinatorial circuits. [16] This decomposition is not prac-
tical, both in the sense that the decomposition process itself
is not computationally tractable and also in the sense that
the decomposed structures might require many times more
logical and mathematical operations to execute than would
be orginal FSM.
Work in the 1960’s and 70’s characterized which
FSMs could be practically decomposed algebraically [25].
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Work continues in defining new notions of a “prod-
uct” of algberaic structures, seeking practical algebraic
decompositions of the semigroups corresponding to FSMs,
e.g. [10, 34].
5 Experimental Verification
5.1 Finite State Machines
References [4] and [5] present applications verifying the
correctness and studies of the performance of the FSM
method running on GPUs and on multicore CPUs. On
GPUs, the look up tables of the previous section were stored
in constant memory, which permits irregular, simultaneous
access from multiple threads. Those studies did not consider
the question of vectorization.
The vectorizability of the look up table method of the pre-
vious section was studied by coding the scan algorithm in C
and compiling it with the Intel C++ Composer XE for Win-
dows version 2013 SP1 vectorizing compiler targeting the
AVX vector extensions. The inner loop of the scan could not
be vectorized. Vectorizing this loop requires simultaneous
reads of random addresses within the lookup table. Exami-
nation of the AVX vector extension instruction set [1] shows
that it and earlier x86 vector extensions support only simul-
taneous reads of adjacent memory addresses. Thus, the table
lookup is not vectorizable. The compiler identifies the entire
loop as not being efficiently vectorizable. AVX-512 sup-
ports gather instructions that simultaneously read randomly
indexed values into a vector register [1]. Hence this limita-
tion is probably not permanent—but this assertion remains
to be tested.
On GPUs, code without if-statements and with few auto-
matic variables necessarily vectorizes, with at least a warp
of threads executing in a single-instruction, multi-thread
fashion. The inner loop of the parallel prefix computation
of the FSM method presented above consists of a single
read from a table, so it will in this sense vectorize. GPUs
have a complex memory model, with different sorts of mem-
ory offering various tradeoffs between generality of use
and performance. For example, many recent NVIDIA GPUs
provide a cache for read-only data with each execution unit
(streaming multiprocessor, or SM) that are not kept coherent
with global memory writes or with one another. The work-
ing set size of these constant memory caches is small, under
50 kilobytes. Since the semigroup table is fixed for a par-
ticular FSM, it should be cached in the read-only caches.
Hence, a key question for the performance of the proposed
FSM method on GPUs is: How will the performance vary
with the size of the semigroup table?
One experimental approach to this question would be to
select a set of FSMs of increasing size and complexity and
measure their performance on the same GPU(s). However,
as there is no straightforward relationship between FSM size
and semigroup table size, the semigroup table sizes tested
would be uneven.
Instead, we will measure the performance of the pro-
posed method on a set of FSMs that have semigroup
tables of predictable size that are easily constructed. These
are the counter-reset machines. These machines have two
input symbols, here represented a and b. The machines
count the number of a’s read until some maximum N is
reached. The count is reset to 0 whenever a b is read.
A counter-reset machine with N = 5 is illustrated in
Fig. 1. As we will see below, the transition semigroup
for the counter-reset machine for a given N has 2N ele-
ments. So it is possible to test the performance of the
proposed method with any semigroup table size with even
dimensions.
The transition semigroup of a counter-reset machine with
maximum count N has 2N elements. We will write them
set(0), set(0), . . ., set(N) and add(1), add(2), . . ., add(N−
1). Recall that elements of the semigroup are tranformations
over FSM states. So, to define each of the semigroup ele-
ments we need to say how it operates as a mapping from
states to states. Then we can find the semigroup opera-
tion by computing the compositions of these mappings. Let
Figure 1 Counter-reset
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Table 1 Semigroup table for a
count-reset FSM that counts up
to 5 shown in Fig. 1. Integers 0
through 5 represent the set
transformations and 6 though 9
the add transformations.
⊕CR5 0 1 2 3 4 5 6 7 8 9
0 0 1 2 3 4 5 1 2 3 4
1 0 1 2 3 4 5 2 3 4 5
2 0 1 2 3 4 5 3 4 5 5
3 0 1 2 3 4 5 4 5 5 5
4 0 1 2 3 4 5 5 5 5 5
5 0 1 2 3 4 5 5 5 5 5
6 0 1 2 3 4 5 7 8 9 5
7 0 1 2 3 4 5 8 9 5 5
8 0 1 2 3 4 5 9 5 5 5
9 0 1 2 3 4 5 5 5 5 5
set(0) map all states to state 0. That is, set(0) is the reset
operation that occurs when symbol b is read. Similarly,
set(1)maps all states to state 1, set(2)maps all states to state
2, and so on. The semigroup elements add(i) map state j to
state max(i + j,N), for i = 1, . . . , N − 1. The semigroup
element add(1) is the element that represents the reading of
symbol a.
The composition of these transformation are as follows.
For any semigroup element x, i ∈ {0, . . . , N}, and j, k ∈
{1, . . . , N − 1},
x ◦ set(i) = set(i), (3)
set(i) ◦ add(j) = set(min(i + j,N)), (4)
and
add(j) ◦ add(k) =
{
add(j + k) if j + k < N
set(N) otherwise.
(5)
It is natural to store the semigroup elements as integers.
In what follows we represent set(i) with i and add(i)
with i + N .
Table 1 gives the semigroup table for the FSM of Fig. 1.
The integers 0 through 5 represent the transformations
set(0) through set(5). The integers 6 though 9 represent the
transformations add(1) through add(5). The semigroup ele-
ment input to the parallel scan to indicate reading of symbol
a is add(1), represented here by the integer 0.
Again, the purpose of generating a table for a counter-
reset FSM is to test the speed of the proposed method
with abitrarily sized semigroup tables. It would probably
be faster and certainly use less memory to implement a
counter-reset FSM using Eqs. 3–5 directly.
The performance of the proposed method on counter-
reset FSMs with various values of N was measured using
an NVIDIA Geforce GTX 780 GPU programmed using
CUDA 6.0. The parallel scan used was from the CUDA
Figure 2 Throughput of
counter-reset FSMs on a GPU as
a function of buffer length (log-
log plot). Color indicates the
value of N for the counter-reset
machine. “CRn” indicates a
counter-reset machine with
N = n. Each plotted datum is
the median of 20 repeated runs.
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Figure 3 Throughput of
counter-reset FSMs on a GPU as
a function of buffer length
(log-log plot). Color indicates
the value of N for the
counter-reset machine. All
repeated runs are plotted for the
count-reset machines with
N = 4 and N = 1024, labelled
CR4 and CR1024, respectively.






















Thrust [6] C++ template library version 1.7. In particu-
lar, the scan algorithm transform exclusive scan
was used because this algorithm combines a transforma-
tion of the input vector into the first pass of the parallel
scan. Here, that transformation is the mapping of the input
symbols to their corresponding semigroup elements, elim-
inating one pass through the inputs. This increases the
computational intensity, that is, the number of computa-
tional operations per memory access. Sixteen bit integers
were used to represent the semigroup elements.
Data transfers between the CPU and GPU were not
included in execution timings. There are two reasons for
this. First, in practice the FSM is unlikely to be the only
actor implemented on the GPU. Other operations are likely
to be performed on the GPU before the FSM, such as cal-
ibration correction, clock recovery or demodulation, and
decoding from real or complex voltages to symbols. The
second reason is that in CPU-GPU hybrid chips, the CPUs
and GPU share a global memory, eliminating the data copy-
ing that is necessary when the GPU is on a daughter card
residing on an input/output bus.
The throughput of the FSMs on this GPU are shown in
Fig. 2. In this log-log plot, each point plotted is the median
of 20 repeated measurements. Median rather than mean was
chosen because of its relative insensitivity to outliers. There
are three notable features of this plot. First, increasing buffer
size results in significant increase in throughput. Since
increasing buffer size induces a corresponding increase in
latency, this means that there is a significant throughput ver-
sus latency design tradeoff to be made when selecting the
buffer size. Another feature of interest is that the FSMs with
small semigroup table sizes (N = 4 and N = 8, with 8x8
and 16x16 semigroup tables, respectively) had throughput
approximately 2-5 times that of the best performing of the
FSMs with larger semigroup tables. Another notable feature
of the plot is that (except for N = 4 and N = 8) FSMs with
larger sermigroup tables have higher throughput than those
with smaller tables.
In order to investigate the significance of these these last
two phenomena, in Fig. 3 are plotted all of the measured
data for the FSMs with N = 4 and N = 1024. These two
machines are those on either side of the “gap” in throughput
apparent in Fig. 2. Although most runs had throughput near
the median, there are a number of lower throughput outliers.
The spread of these outliers is small compared to the gap
between the throughput for machines with small and larger
semigroup tables. The spread is noticeably larger, however,
than the differences among median throughputs in Fig. 2.
The reason for this complex behavior as a function of
semigroup table size is unclear. However, as the code is in
all cases identical and only the size of this table changes,
cache effects are implicated.
















Figure 4 Output of IIR filter. Input is a unit impulse at sample index
128.
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Figure 5 Boxplot of 20 repeated measurements of the base 2 log-
arithm of the number of consecutive actor invocations N (in this
implementation the same as the size of sample buffers passed to the
actor) vs throughput in samples per second of the IIR filter.
5.2 IIR Filters
A software implementation of a simple SDF system was
constructed in the Python 3 language. The IIR filter actor
was implemented in OpenCL 1.2 using the parallel scan
operator provided by PyOpenCL version 2013.2. Testing
was performed on an Apple MacBook Pro with a dual core
Intel i5-2435M CPU at 2.40 GHz and Apple’s OpenCL
library. Figure 4 shows the output of the IIR filter y[n] =
0.99 y[n − 1] + 0.01 x[n] when excited with an impulse,
yielding the expected exponential decay, RC filter response.
Actor execution times were measured using OpenCL
profiling events inserted into the command queue before
and after execution of the scan kernels. Figure 5 shows
repeated measurements of the throughput of the IIR filter
actor as a function of N . The peak throughput obtained
is about 88 megasamples per second, on a relatively low
power processor. The throughput increases with N up to
approximately 100,000 samples. There is a classic trade-off
between throughput and latency.
6 Conclusions
Full use of the parallel computation capabilities of present
and expected CPUs and GPUs require use of vector exten-
sions. Yet many actors in data flow systems for digital signal
processing have internal state that impose serial dependen-
cies between actor invocations that make vectorizing across
actor invocations impossible. We have presented a novel
methodology that in some cases permits such vectorization
through use of the parallel scan pattern. We presented exam-
ples of the use of the methodology on two types of actor
useful in practice, along with experimental evaluation of
the resulting actors. For both actors, there were substantial
tradeoffs to be made between throughput and latency by
selecting buffer sizes.
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